Long multi-byte NOPs: commonly understood macros or other notation

Recent GAS in binutils has a .nops N pseudo-instruction that expands to the requested number of bytes for the target:

  • .nops size[, control]

Related Contents:

  1. Why does this MOVSS instruction use RIP-relative addressing? [duplicate]
  2. Is it possible to decode x86-64 instructions in reverse?
  3. Why do x86-64 instructions on 32-bit registers zero the upper part of the full 64-bit register?
  4. What’s the purpose of the LEA instruction?
  5. Why doesn’t GCC use partial registers?
  6. Why does the x86-64 / AMD64 System V ABI mandate a 16 byte stack alignment?
  7. Is a sign or zero extension required when adding a 32bit offset to a pointer for the x86-64 ABI?
  8. rbp not allowed as SIB base?
  9. Why in x86-64 the virtual address are 4 bits shorter than physical (48 bits vs. 52 long)?
  10. Difference between movq and movabsq in x86-64
  11. How do RIP-relative variable references like “[RIP + _a]” in x86-64 GAS Intel-syntax work?
  12. Printing floating point numbers from x86-64 seems to require %rbp to be saved
  13. How to print a single-precision float with printf
  14. MOVZX missing 32 bit register to 64 bit register
  15. How to load a single byte from address in assembly
  16. Where exactly is the red zone on x86-64?
  17. CS:APP example uses idivq with two operands?
  18. Why are signed and unsigned multiplication different instructions on x86(-64)?
  19. What do the E and R prefixes stand for in the names of Intel 32-bit and 64-bit registers?
  20. Why is the address of static variables relative to the Instruction Pointer?
  21. why we can’t move a 64-bit immediate value to memory?
  22. Set all bits in CPU register to 1 efficiently
  23. What does @plt mean here?
  24. Why is (or isn’t?) SFENCE + LFENCE equivalent to MFENCE?
  25. How to disassemble 16-bit x86 boot sector code in GDB with “x/i $pc”? It gets treated as 32-bit
  26. Distinguishing memory from constant in GNU as .intel_syntax
  27. Why can’t I move directly a byte to a 64 bit register?
  28. Why is imul used for multiplying unsigned numbers?
  29. Why are rbp and rsp called general purpose registers?
  30. Why NASM on Linux changes registers in x86_64 assembly
  31. How to multiply a register by 37 using only 2 consecutive leal instructions in x86?
  32. How to push a 64bit int in NASM?
  33. What does “DS:[40207A]” mean in assembly?
  34. x86_64 registers rax/eax/ax/al overwriting full register contents [duplicate]
  35. What does NOPL do in x86 system?
  36. Assembly registers in 64-bit architecture
  37. Why not store function parameters in XMM vector registers?
  38. Bomb lab phase_4
  39. What does “rep; nop;” mean in x86 assembly? Is it the same as the “pause” instruction?
  40. Does it make any sense to use the LFENCE instruction on x86/x86_64 processors?
  41. What are the names of the new X86_64 processors registers?
  42. Segmentation fault when using DB (define byte) inside a function
  43. How to use RIP Relative Addressing in a 64-bit assembly program?
  44. Does each PUSH instruction push a multiple of 8 bytes on x64?
  45. When should I use size directives in x86?
  46. x86-64 canonical address?
  47. Load from a 64-bit address into other register than rax
  48. Understanding %rip register in intel assembly
  49. Create an arg array for execve on the stack
  50. Using ymm registers as a “memory-like” storage location

Leave a Comment